Article ID: 000082228 Content Type: Troubleshooting Last Reviewed: 06/20/2018

Why do Intel® Arria® 10 and Intel Cyclone® 10 GX PCIe* Hard IPs not allow a memory write completion TLP to pass a memory read TLP?

Environment

  • Intel® Cyclone® 10 GX FPGA
  • Intel® Arria® 10 FPGAs and SoC FPGAs
  • Intel® Quartus® Prime Pro Edition
  • Intel® Arria® 10 Cyclone® 10 Hard IP for PCI Express
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT

    Critical Issue

    Description

    There is a design limitation in the Intel® Arria® 10 and Intel Cyclone® 10 GX PCIe* Hard IPs which do not have a bypass buffer to store memory read TLPs.  If there is no credit to send any memory read TLPs, these TLPs will stay in the queue, which causes memory write completion TLPs to be head-of-line blocked.  Intel® Arria® 10 and Intel Cyclone® 10 GX PCIe* Hard IPs do not allow any memory write completion TLP to pass a memory read TLP because the Hard IP does not have a bypass buffer to put memory read TLPs aside and give way to memory write completion TLP to go ahead of these memory read TLPs.

    Resolution

    There is no workaround for this problem.  The user application and software should be aware of the limitation and take care of this scenario.

    This problem will not be fixed in any future versions of the IP software release.

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.