Article ID: 000081253 Content Type: Troubleshooting Last Reviewed: 12/11/2013

Why do I get illegal pin location assignment when I change the target device of the 40- and 100-Gbps Ethernet MAC and PHY MegaCore example design?

Environment

  • Stratix® V GX FPGA
  • Quartus® II Subscription Edition
  • Ethernet
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    When you change the target device of the 40- and 100-Gbps Ethernet MAC and PHY MegaCore® example design, you must remove all the location assignments when prompted. However, you will still encounter fitter errors for illegal pin assignments. An example error message is shown below:

        Error (171016): Can't place node "cfp_mod_lopwr" -- illegal location assignment PIN_AW37.

    This error message is due to the fact that the example design constraints are split into two Quartus®II Settings File (.qsf) files. The first .qsf file is the main project .qsf file (<variation>_example/example_design/<match>_top_sv/<match>_top_sv.qsf). In this .qsf file you will see a reference to the second .qsf file (<variation>_example/example_design/common/common_settings_sv.qsf) as shown below:

        source ../common/common_settings_sv.qsf

    This second .qsf contains all the location constraints specific to the example design development board.

    Resolution

    Remove all location constraints in the file <variation>_example/example_design/common/common_settings_sv.qsf and recompile your design.

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.