Article ID: 000080322 Content Type: Troubleshooting Last Reviewed: 05/07/2014

Do Arria V GX devices support the Rate Match FIFO option when the word aligner is in manual alignment mode, and the PMA-PCS interface is 20 bits wide?

Environment

  • Arria® V GX FPGA
  • Arria® V SX SoC FPGA
  • Quartus® II Subscription Edition
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    Yes, Arria® V GX devices support the Rate Match FIFO option when the word aligner is in manual alignment mode, and the PMA-PCS interface is 20 bits wide.

    Due to a mistake in Figure 5-6 of the Transceiver Custom Configurations in Arria V Devices handbook (PDF) the Rate Match FIFO is shown as disabled.

    Resolution

    This problem will be fixed in a future version of the Transceiver Custom Configurations in Arria V Devices handbook (PDF).

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.