Article ID: 000080210 Content Type: Error Messages Last Reviewed: 05/18/2013

Warning (169177) : <number> of pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN447: Interfacing Cyclone III and Cyclone IV Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O System

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

You may see the above warning when you assign 3.3/3.0/2.5-V LVTTL/LVCMOS I/O standards to input pins in Cyclone® III, Cyclone IV and Arria® II GX devices.

This is an auto-generated messsage in the Quartus® II software and cannot be removed.

Related Products

This article applies to 5 products

Cyclone® III LS FPGA
Cyclone® IV GX FPGA
Cyclone® III FPGAs
Arria® II GX FPGA
Cyclone® IV E FPGA

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.