Article ID: 000080038 Content Type: Error Messages Last Reviewed: 09/17/2013

Warning (11106): Shared VREF is used as GPIO <pin name&gt. This action reduces fmax performance.

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description VREF pins have a high pin capacitance than other pins in devices that support dual-purpose VREF pins. Avoid using the VREF pins as an I/O pin of a bus or clock function because the higher capacitance will slow the edge rates and affect I/O timing. 
Resolution

 

Related Products

This article applies to 5 products

Arria® V GT FPGA
Arria® V GX FPGA
Arria® V SX SoC FPGA
Arria® V ST SoC FPGA
Arria® V GZ FPGA

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.