Article ID: 000079815 Content Type: Troubleshooting Last Reviewed: 01/26/2015

What is the state of Loan IO before FPGA configuration, after the preloader has run?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

The HPS IO pins configured as Loan IO by the Preloader will drive '1' prior to FPGA configuration.  This may cause unexpected behaviour for any pins which are intended to be tri-state.

 

Resolution

To retain the pins that will be assigned to Loan IO in their power-up state prior to FPGA configuration, follow these steps:

  1. Take a copy of your Quartus® II project and change all Loan IO pins to GPIO in the Qsys system.
  2. Compile the copy of the project to obtain the handoff files for preloader generation.
  3. Generate the preloader as usual for the copy project.
  4. Use the preloader from the copy project instead of the preloader for your intended project for boot up.
  5. After the FPGA has been configured, reconfigure the HPS pinmux settings by using running the sysmgr_pinmux_init function in system_manager.c, but using the generated pinmux_config.h and pinmux_config_cyclone5.c files from the preloader generated for your intended project.

This behavior is scheduled to be included in a future release of the Cyclone® V and Arria® V documentation.

Related Products

This article applies to 5 products

Arria® V ST SoC FPGA
Arria® V SX SoC FPGA
Cyclone® V SE SoC FPGA
Cyclone® V ST SoC FPGA
Cyclone® V SX SoC FPGA

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.