Article ID: 000079399 Content Type: Product Information & Documentation Last Reviewed: 08/05/2015

How do I update the multicast hash table of the Triple Speed Ethernet IP core?

Environment

    Ethernet
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

As an example, assume you want the IP core to accept packets with a destination address of 01-1C-23-17-4A-CB. The IP core represents these address bits [47:0] in reverse order as shown below.

Address bits  7:0  = 0x01 -> Hash Code bit 0 (XOR MAC address 7:0)   = “1”
Address bits 15:8  = 0x1C -> Hash Code bit 1 (XOR MAC address 15:8)  = “1”
Address bits 23:16 = 0x23 -> Hash Code bit 2 (XOR MAC address 23:16) = “1”
Address bits 31:24 = 0x17 -> Hash Code bit 3 (XOR MAC address 31:24) = “0”
Address bits 39:32 = 0x4A -> Hash Code bit 4 (XOR MAC address 39:32) = “1”
Address bits 47:40 = 0xCB -> Hash Code bit 5 (XOR MAC address 47:40) = “1”

Therefore the hash code for this example is 0x37. To accept packets with this address, set bit 0 of the MultiCast Hash Table configuration register at "DWord offset" 0x77 (0x40 0x37) to the value of 1.

Related Products

This article applies to 39 products

Cyclone® III LS FPGA
Stratix® IV E FPGA
Cyclone® V GT FPGA
Cyclone® III FPGAs
Stratix® V GX FPGA
Cyclone® IV GX FPGA
Cyclone® II FPGA
Cyclone® V GX FPGA
Arria® V GZ FPGA
Stratix® V GS FPGA
Stratix® II GX FPGA
Stratix® II FPGAs
Arria® V GX FPGA
Stratix® V GT FPGA
Intel® Arria® 10 GT FPGA
Arria® V GT FPGA
Stratix® III FPGAs
Stratix® IV GX FPGA
Arria® II GX FPGA
Intel® Arria® 10 GX FPGA
Arria® II GZ FPGA
Stratix® IV GT FPGA
Cyclone® V E FPGA
Stratix® V E FPGA
Intel® Arria® 10 SX SoC FPGA
Stratix® FPGAs
MAX® V CPLDs
Stratix® GX FPGA
Arria® GX FPGA
Cyclone® V SX SoC FPGA
Cyclone® V ST SoC FPGA
Cyclone® V SE SoC FPGA
Cyclone® IV E FPGA
Arria® V SX SoC FPGA
Arria® V ST SoC FPGA
Cyclone® FPGAs
MAX® II CPLDs
Intel® MAX® 10 FPGAs
MAX® II Z CPLD

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.