Article ID: 000078158 Content Type: Troubleshooting Last Reviewed: 01/20/2013

What are the local_cal_success and local_cal_fail signals of UniPHY-based memory controllers?

Environment

    Quartus® II Subscription Edition
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

The local_cal_success signal is asserted when the memory initialization, training, and calibration completes successfully. The UniPHY-based controller asserts this signal coincident with local_init_done to indicate that the memory interface is ready for use.

The local_cal_fail is asserted by the UniPHY-based controller when the memory initialization, training, and/or calibration fails. The local_init_done signal will not assert when local_cal_fail asserts.

Related Products

This article applies to 21 products

Arria® V GT FPGA
Stratix® III FPGAs
Stratix® IV GT FPGA
Cyclone® V E FPGA
Stratix® V E FPGA
Stratix® IV E FPGA
Stratix® IV GX FPGA
Arria® II GZ FPGA
Arria® II GX FPGA
Cyclone® V SE SoC FPGA
Cyclone® V GT FPGA
Stratix® V GT FPGA
Cyclone® V GX FPGA
Stratix® V GS FPGA
Stratix® V GX FPGA
Arria® V GZ FPGA
Arria® V SX SoC FPGA
Cyclone® V ST SoC FPGA
Arria® V ST SoC FPGA
Arria® V GX FPGA
Cyclone® V SX SoC FPGA

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.