Article ID: 000078129 Content Type: Troubleshooting Last Reviewed: 03/04/2014

Why do I see random read errors using DDR2 SDRAM Controller with UniPHY/ DDR3 SDRAM Controller with UniPHY or LPDDR2 SDRAM Controller with UniPHY?

Environment

  • Quartus® II Subscription Edition
    • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    Due to a problem in the Quartus II software version 13.0sp1 and earlier, the output of DQS logic block may cause random read errors.

    The following configurations may be affected:

    • Arria® V: DDR3 and DDR3L SDRAM designs operating below 450 MHz
    • Arria V: All supported operating frequencies for DDR2/LPDDR2 SDRAM
    • Cyclone® V: All supported operating frequencies for DDR3/DDR3L/DDR2/LPDDR2 SDRAM
    Resolution

    This issue has been fixed with the Quartus II software version 13.0sp1 dp5 and later.

    Related articles

    Related Products

    This article applies to 12 products

    Arria® V SX SoC FPGA
    Cyclone® V ST SoC FPGA
    Arria® V ST SoC FPGA
    Arria® V GX FPGA
    Arria® V FPGAs and SoC FPGAs
    Arria® V GT FPGA
    Cyclone® V FPGAs and SoC FPGAs
    Cyclone® V SE SoC FPGA
    Cyclone® V E FPGA
    Cyclone® V SX SoC FPGA
    Cyclone® V GT FPGA
    Cyclone® V GX FPGA

    Need more help?

    Contact support

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.