Article ID: 000077646 Content Type: Troubleshooting Last Reviewed: 08/14/2014

Can the HPS DDR3 controller local-to-memory address mapping be changed in the simulation fileset?

Environment

    Quartus® II Subscription Edition
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

No, the local-to-memory address mapping cannot be changed in the HPS DDR3 controller simulation fileset. The default local-to-memory address mapping for the HPS DDR3 controller is CHIP_ROW_BANK_COL in both the synthesis and simulation filesets.

Related Products

This article applies to 5 products

Arria® V ST SoC FPGA
Arria® V SX SoC FPGA
Cyclone® V SE SoC FPGA
Cyclone® V ST SoC FPGA
Cyclone® V SX SoC FPGA

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.