Article ID: 000077148 Content Type: Troubleshooting Last Reviewed: 11/18/2011

Simulation of Example Designs Can Fail or Produce Warnings for UniPHY External Memory Interfaces

Environment

    Quartus® II Subscription Edition
    Simulation
BUILT IN - ARTICLE INTRO SECOND COMPONENT

Critical Issue

Description

The example design for simulation may fail to compile or trigger compiler warnings in either the VCS or NC Sim simulators, if the simulation scripts are generated from NativeLink.

Resolution

The following workarounds apply to this issue:

  • For simulation in VCS, add the -debug_pp option to the .vcs file generated by� NativeLink.
  • For simulation in NC Sim or any other simulator, remove the ; line from the <variation_name>_example_design/simulation/� <variation_name>_example_sim/submodules/status_checker.sv file.

Related Products

This article applies to 1 products

Intel® Programmable Devices

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.