Article ID: 000076978 Content Type: Error Messages Last Reviewed: 08/15/2023

Error (175005): Could not find a location with: OCT_CAL_BLOCK_ID of (<number of pins> locations affected)

Environment

    Quartus® II Subscription Edition
    DDR3 SDRAM Controller with UniPHY Intel® FPGA IP
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

Due to a problem in the Quartus® II software version 12.1 and later, if more than one UniPHY-based memory controller is instantiated without OCT sharing, the fitter may assign the mem_reset_n pins for every interface to one OCT control block.

This will cause errors because only one OCT control block can drive an I/O bank.

To verify if this is the issue, in the Compilation Report, go to Fitter -> Resource Section -> Output pins and scroll to the row with the mem_reset_n signal. Scroll to the right and verify which OCT control block the pin is assigned to.

Resolution

To work around this issue, create an instance assignment in the .qsf (Quartus II Settings File) with the following assignment for each mem_reset_n signal:

set_instance_assignment -name TERMINATION_CONTROL_BLOCK "<termination control block>" -to <reset pin name>

Related articles

Related Products

This article applies to 20 products

Stratix® V GS FPGA
Arria® V GZ FPGA
Arria® V SX SoC FPGA
Cyclone® V ST SoC FPGA
Arria® V ST SoC FPGA
Stratix® III FPGAs
Stratix® IV GX FPGA
Arria® V GX FPGA
Arria® V GT FPGA
Arria® II GZ FPGA
Stratix® IV GT FPGA
Cyclone® V E FPGA
Stratix® V E FPGA
Stratix® IV E FPGA
Cyclone® V GT FPGA
Stratix® V GX FPGA
Stratix® V GT FPGA
Cyclone® V GX FPGA
Cyclone® V SE SoC FPGA
Cyclone® V SX SoC FPGA

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.