Article ID: 000075986 Content Type: Troubleshooting Last Reviewed: 01/30/2015

Qsys incorrectly reports the clock rate of an IP core as 0 MHz

Environment

    Quartus® II Subscription Edition
BUILT IN - ARTICLE INTRO SECOND COMPONENT

Critical Issue

Description

In the Quartus II software release version 14.1, Qsys may incorrectly report the clock rate of an IP core as 0 MHz. This issue may occur in Altera IP cores or IP cores you define in _hw.tcl using composition for use in Qsys.

Resolution

There is no workaround.

Related Products

This article applies to 1 products

Intel® Programmable Devices

1