Article ID: 000074897 Content Type: Troubleshooting Last Reviewed: 11/14/2014

Qsys Generation Not Supported for Deinterlacer II and Broadcast Deinterlacer

Environment

    Quartus® II Subscription Edition
BUILT IN - ARTICLE INTRO SECOND COMPONENT

Critical Issue

Description

The Deinterlacer II and Broadcast Deinterlacer IP cores do not support Qsys generation and synthesis. This issue affects any system using the Deinterlacer II or Broadcast Deinterlacer IP core that is generated in Qsys version 14.0 Arria 10.

Resolution

To work around this issue, follow these steps:

Generate the IP cores in isolation using an earlier version of Qsys.

Then add the generated HDL file (located in the synthesis directory) to the 14.0 Arria 10 Quartus II project.

Remove the associated .qip file from the project.

Related Products

This article applies to 1 products

Intel® Arria® 10 FPGAs and SoC FPGAs

1