Description
You may see this warning message in the Quartus® Prime Software when implementing an external PLL with multiple Altera® LVDS SERDES instantiations which share the same lvds_clk and loaden, in Arria® 10 devices.
Resolution
To work around this warning, in the Altera IOPLL IP, create a pair of lvds_clk and loaden for each instantiation.