Article ID: 000074603 Content Type: Error Messages Last Reviewed: 08/23/2011

Errors when Editing Transmitters v7.2 or Earlier in v8.0

Environment

    Quartus® II Subscription Edition
BUILT IN - ARTICLE INTRO SECOND COMPONENT

Critical Issue

Description

If you edit a v7.2 or earlier 64 or 128-bit transmitter MegaCore variation in the v8.0 or later MegaWizard Plug-In, the PLL input frequency is set to 1 MHz, which is incorrect.

This issue affects 64- and 128-bit transmitters.

There is no design impact.

Resolution

To work around the issue, follow these steps:

  1. Click in the LVDS Data Rate dialog box.
  2. Press Enter.

The PLL input frequency parameter resets to the correct value-data rate divided by deserialization factor.

This issue will never be fixed.

Related Products

This article applies to 1 products

Intel® Programmable Devices

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.