Article ID: 000074548 Content Type: Troubleshooting Last Reviewed: 05/16/2023

Why does simulation fail for the Hard IP for PCI Express when CVP is enabled?

Environment

    Quartus® II Subscription Edition
    PCI Express
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

The simulation model for the Hard IP for PCI Express does not work correctly when CvP is enabled within the Quartus® II software.  If you attempt to run the simulation testbench with CvP enabled, the testbench will fail.

Resolution

There is no plan to fix this problem.

Related Products

This article applies to 15 products

Stratix® V GS FPGA
Arria® V GZ FPGA
Cyclone® V GX FPGA
Arria® V SX SoC FPGA
Cyclone® V ST SoC FPGA
Arria® V ST SoC FPGA
Arria® V GX FPGA
Intel® Arria® 10 GT FPGA
Cyclone® V SX SoC FPGA
Cyclone® V GT FPGA
Stratix® V GX FPGA
Stratix® V GT FPGA
Arria® V GT FPGA
Intel® Arria® 10 GX FPGA
Intel® Arria® 10 SX SoC FPGA

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.