Description
This error may be seen in Intel® Quartus® Prime Standard Edition Software when the reference clock input of a phase-locked loop (PLL) is connected to the output of the Internal Oscillator IP in Intel MAX® 10 devices.
Resolution
To avoid this error, you should not feed the reference clock input of a phase-locked loop (PLL) with the output of the Internal Oscillator IP .