Article ID: 000074063 Content Type: Troubleshooting Last Reviewed: 10/17/2023

Why does the PHY Lite for Parallel Interfaces Intel® Stratix® 10 FPGA IP cannot be assigned to Bank 3A or 3D when using the Intel® Stratix® 10 1ST040*, 1SG040* and 1SX040* devices?

Environment

    Intel® Quartus® Prime Pro Edition
    PHY Lite for Parallel Interfaces Intel® Stratix® 10 FPGA IP
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

Due to the limitation of the Intel® Stratix® 10 1ST040*, 1SG040*, and 1SX040* devices, you will see hardware failure if you assign the PHY Lite for Parallel Interfaces Intel® Stratix® 10 FPGA IP to Bank 3A or 3D in the Intel® Quartus® Prime Pro Edition Software version 19.3. 

Resolution

To avoid this problem, do not assign the PHY Lite for Parallel Interfaces Intel® Stratix® 10 FPGA IP to Bank 3A or 3D for Intel® Stratix® 10 1ST040*, 1SG040* and 1SX040* devices.

 

Related Products

This article applies to 1 products

Intel® Stratix® 10 FPGAs and SoC FPGAs

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.