This example describes an 8-bit binary adder tree in VHDL. For devices with 4-input lookup tables in logic elements (LEs), using a binary adder tree structure can significantly improve performance.
Table 1. Binary Adder Tree Port Listing
These design examples may only be used within Intel Corporation devices and remain the property of Intel. They are being provided on an “as-is” basis and as an accommodation; therefore, all warranties, representations, or guarantees of any kind (whether express, implied, or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed. Intel expressly does not recommend, suggest, or require that these examples be used in combination with any other product not provided by Intel.