VHDL: Binary Adder Tree

This example describes an 8-bit binary adder tree in VHDL. For devices with 4-input lookup tables in logic elements (LEs), using a binary adder tree structure can significantly improve performance.

Figure 1. Binary Adder Tree Top-Level Diagram

Download the files used in this example:

The use of this design is governed by, and subject to, the terms and conditions of the Altera Hardware Reference Design License Agreement.

 

Table 1. Binary Adder Tree Port Listing

Port NameTypeDescription
a[7:0], b[7:0], c[7:0],
d[7:0], e[7:0]
Input8-bit data inputs
clkInputClock input
result[7:0]Output8-bit data output

These design examples may only be used within Intel Corporation devices and remain the property of Intel. They are being provided on an “as-is” basis and as an accommodation; therefore, all warranties, representations, or guarantees of any kind (whether express, implied, or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed. Intel expressly does not recommend, suggest, or require that these examples be used in combination with any other product not provided by Intel.