Disable Design Assistant Rule logic option

Allows you to suppress an external design assistant rule in the Intel^® Quartus^® Prime Software. If the same assignments occur in both a QSF variable and an HDL construct at the same time but with different values, the QSF assignment overwrites the HDL assignment.