To perform a timing simulation of a Verilog HDL design with command-line commands
- If you have not already done so, perform Setting Up the Incisive Enterprise Simulator Working Environment.
- To create a work library in the project directory, type the following command at the
command prompt:
mkdir
<work library>