List of Messages |
CAUSE: Buffers or a CLKCTRL WYSIWYG primitive were inserted which create extra signals which cross the hierarchical boundary of the black box. The EDA Netlist Writer groups those signals into the specified port.
ACTION: Verify the affected part of the design manually using an EDA formal verification tool.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.