List of Messages |
CAUSE: This message provides the location of the specified object's declaration in a VHDL Design File (.vhd), Verilog Design File (.v), or SystemVerilog Design File (.v). Prior message(s) in the Messages window or in the Analysis & Synthesis Messages section of the Report window report conflict(s) between the object's use and its declaration.
ACTION: Use the information provided by this message to determine the cause of prior messages.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.