| List of Messages | |
CAUSE: The compensation delay for fast PLLs in no compensation mode changed starting with the specified version of the Quartus Prime software. Fast PLLs in no compensation mode no longer have any clock offset phase adjustment added.
ACTION: If the design requires the old compensation delay, modify the PLL by using phase to achieve the old compensation delay. Otherwise, no action is required. You can disable this warning message by setting the DISABLE_PLL_COMPENSATION_DELAY_CHANGE_WARNING assignment to ON by using the set_global_assignment Tcl command. Refer to the release notes for the specified version of the Quartus Prime software for further information.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.