List of Messages |
CAUSE: You have connected the specified clear port of the specified DSP block WYSIWYG primitive to VCC, which will result in the output signals always being cleared.
ACTION: Make sure the clear ports are connected properly to the desired signals.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.