List of Messages |
CAUSE: The specified clock port of the specified WYSIWYG primitive is driven by VCC or GND. When a port is driven by VCC or GND, the registers are disabled and the registered signal remains at its current power_up value.
ACTION: If you are bypassing a register driven by the clock port, modify the design so that the CLOCK parameter for the register is set to NONE. If you are setting a constant value for the registered signal, modify the design so that the registered signal is set to VCC or GND, the register is set to NONE, and the port must be connected.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.