List of Messages |
CAUSE: The specified clear port of the specified WYSIWYG primitive is driven by VCC . When a clear port is driven by VCC , the registers are in a cleared state and always output GND.
ACTION: If you are disabling the clear port, modify the design so that the clear port is set to GND. If you are setting a constant value for the registered signal, modify the design so that the registered signal is set to VCC or GND and the register to NONE.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.