List of Messages |
CAUSE: One or more global signals driven by I/Os cannot be routed using dedicated clock routing. In the clock promotion summary messages above, separate warnings have been generated for each affected signal. To improve jitter performance and reduce clock skew, Altera recommends using dedicated REFCLK I/Os to drive global clocks.
ACTION: For possible solutions, review the detailed help in the warning message for each affected signal.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.