List of Messages |
CAUSE: Specified DQ capture register is not placed next to the specified DQ I/O. The register and the I/O should be adjacent for the Fitter to generate glitch-free and delay-matched routing of the DQ circuitry.
ACTION: Ensure that the DQ capture registers are assigned to LABs adjacent to their corresponding DQ I/Os.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.