List of Messages |
CAUSE: In the current design file, the cascout and cout ports of the specified WYSIWYG LCELL primitive feed different logic cells. However, the cascout and cout ports of a WYSIWYG LCELL primitive must both feed the same logic cell, or the WYSIWYG LCELL primitive must use only one of the cascout and cout ports. This error can occur when the source netlist contains an error.
ACTION: Modify the design so that the cascout and cout ports of the WYSIWYG LCELL primitive both feed the same logic cell, or modify the design so that the WYSIWYG LCELL primitive uses only one of the cascout and cout ports.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.