List of Messages |
CAUSE: You have set different settings for bx_clock and by_clock for the specified DSP block WYSIWYG primitive with the specified operation_mode parameter. In this mode, when one of the clocks are used, the other must also be driven by the same clock source.
ACTION: Assign the same value for bx_clock and by_clock.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.