| List of Messages | |
CAUSE: The specified DSP block WYSIWYG primitive have pipeline register when the signal is constant.
ACTION: Modify the design by assigning a valid value to the specific parameter.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.