| List of Messages | |
CAUSE: The specified DSP block WYSIWYG primitive have different pipeline register clock sources. All pipeline registers must share the same clock source
ACTION: Change the pipeline register clock source for the specified atoms to be the same..
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.