List of Messages |
CAUSE: The specified port of the specified DSP block output WYSIWYG primitive is using symmetric saturation, but the port has an illegal rounding width. Symmetric saturation using the specified port in the specified mode requires the indicated rounding width value. Data using partial-width symmetric saturation is not allowed to propagate to internal adders.
ACTION: Make sure the ROUND_WIDTH parameter is set to the specified value for the specified WYSIWYG DSP block output, set the SATURATE_MODE parameter to ASYMMETRIC, or disconnect the specified port. If rounding is used, disable it.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.