List of Messages |
CAUSE: The first-stage pipeline registers in your design do not share the same clock source for the specified DSP block WYSIWYG primitive, however all first-stage pipeline registers must share the same clock source.
ACTION: Change your design so the first-stage pipeline register feeding the DSP block WYSIWYG primitive share the same clock source.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.