List of Messages |
CAUSE: The specified port of the specified DSP block WYSIWYG primitive has a width value that is not 18 bits. When the DSP block WYSIWYG primitive is in 36-bit multiplier mode, the specified port must have a width value of 18 bits. Also, the specified port should have a logical width of 17 bits by setting the 18th bit to GND if unsigned, or, the 18th bit should be a copy of the 17th bit if signed.
ACTION: Contact Altera Applications for assistance.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.