List of Messages |
CAUSE: The specified DSP block WYSIWYG primitive clocks are driven by two separate sources for this preadder feature. This error is due to the hardware limitation for this family.
ACTION: Ensure that the clock parameter settings are similar.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.