List of Messages |
CAUSE: The specified input port of the specified DSP block WYSIWYG primitive is floating. The input port must be driven by another signal, or assigned to VCC or GND. Other possible cause is the specify input port do not match the port width parameter.
ACTION: Modify the design so that all bits of the input port are connected.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.