List of Messages |
CAUSE: The specified DSP block WYSIWYG primitive was originally created for a different family and uses the specified mode, but the specified mode is not supported in the target family's DSP block. As a result, this WYSIWYG primitive cannot be remapped to the target family.
ACTION: Do not use DSP blocks with the specified mode. For example, do not use Verilog Quartus Mapping File (.vqm) files containing DSP blocks with the specified mode.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.