List of Messages |
CAUSE: The specified WYSIWYG flipflop primitive uses its aload port, but its asdata port is fed by a non-VCC signal. Either both ports must be disconnected or the asdata port must be fed by a VCC signal.
ACTION: If you are using an EDA tool, contact the technical support for the EDA tool regarding this message. For further assistance, contact Altera Technical Support by creating a Service Request at www.altera.com/mysupport.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.