List of Messages |
CAUSE: The specified WYSIWYG RAM primitive has different clock signals feeding the bits of the specified input bus port. All of the bits of the port must be fed by the same clock signal.
ACTION: If you are using an EDA tool, please contact the technical support for the EDA tool regarding this message. For further assistance, contact Altera Technical Support by creating a Service Request at www.altera.com/mysupport.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.