List of Messages |
CAUSE: The specified WYSIWYG Clock Delay Control primitive does not have all the DELAY_CTRL_SIM_DELAY parameters specified. When the Clock Delay Control WYSIWYG is in Dynamic Delay Chain mode (that is, the DELAY_CHAIN_MODE parameter is set to DYNAMIC), the DELAY_CTRL_SIM_DELAY_15_0, DELAY_CTRL_SIM_DELAY_31_16, DELAY_CTRL_SIM_DELAY_47_32 and DELAY_CTRL_SIM_DELAY_63_48 parameters must be specified.
ACTION: Modify the design to specify the DELAY_CTRL_SIM_DELAY_15_0, DELAY_CTRL_SIM_DELAY_31_16, DELAY_CTRL_SIM_DELAY_47_32 and DELAY_CTRL_SIM_DELAY_63_48 parameters, or change the DELAY_CHAIN_MODE parameter for the Clock Delay Control WYSIWYG primitive to a value other than DYNAMIC.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.