Runs the Fitter to verify existing pin assignments.  If you run Analysis & Synthesis or fully compile the design first, all pin assignments are verified during I/O assignment analysis; if you do not run either of these processes, only assignments on reserved pins are verified. This command is available only for supported device(Cyclone III, MAX II, Stratix III, Stratix IV, and Stratix V) families.

 

---

Contact Altera|Legal Notice

Copyright© 2005-2014 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.