Intel® FPGAs and Programmable Devices / Documentation / White Papers

White Papers

Title PDF Published Date End market Device
3-Gbps SDI Video.pdf -
40-nm FPGA Power Management and Advantages.pdf -
40-nm FPGAs and the Defense Electronic Design Organization.pdf -
40-nm FPGAs: Architecture and Performance Comparison.pdf -
8 Reasons to Use FPGAs in IEC 61508 Functional Safety Applications.pdf -
A Flexible Architecture for Fisheye Correction in Automotive Rear-View Cameras.pdf -
A Flexible Solution for Industrial Ethernet.pdf -
A New FPGA Architecture and Leading-Edge FinFET Process Technology Promise to Meet Next-Generation System Requirements.pdf -
A Reconfigurable Fabric for Accelerating Large-Scale Datacenter Services.pdf -
A Safety Methodology for ADAS Designs in FPGAs.pdf -
A Significant Technology Advancement in High-Speed Link Modeling and Simulation.pdf -
A Tailored Approach to FPGA Process Selection.pdf -
A Validated Methodology for Designing Safe Industrial Systems on a Chip.pdf -
Abstract – Floating Point.pdf -
Accelerating DSP Designs with the Total 28-nm DSP Portfolio.pdf -
Accelerating Genomics Research with OpenCL and FPGAs.pdf -
Accelerating Genomics Research with OpenCL™ and FPGAs.pdf -
Accelerating WiMAX System Design with FPGAs.pdf -
Achieving Low Power in 65-nm Cyclone III FPGAs.pdf -
Achieving Lowest System Cost with Midrange 28-nm FPGAs.pdf -
Achieving Lowest System Power with Low-Power 28-nm FPGAs.pdf -
Achieving SerDes Interoperability on Altera's 28 nm FPGAs Using Introspect ESP.pdf -
Achieving the Highest Levels of Integration in Programmable Logic.pdf -
Adding Hardware Accelerators to Reduce Power in Embedded Systems.pdf -
Addressing 100-GbE Line-Card Design Challenges on 28-nm FPGAs.pdf -
Addressing 5G Network Function Requirements.pdf -
Addressing Next-Generation Memory Requirements Using Intel® FPGAs and HMC Technology.pdf -
Addressing SWaP Challenges in Military Platforms With 65-nm FPGAs and Structured ASICs.pdf -
Advanced System Management with Analog Non-Volatile FPGAs.pdf -
Advantages of Using FPGAs in Precision Inverter Modules.pdf -
Altera FPGAs Drive Sharp Two-Way Viewing Angle LCD Architecture.pdf -
Altera Hot-Socketing & Power-Sequencing Advantages White Paper.pdf -
Altera and IDT Synchronous Ethernet Solution for ITU-T G.8262 White Paper.pdf -
Altera at 40 nm: Jitter, Signal Integrity, Power, and Process Optimized.pdf -
Altera at 40 nm: Jitter, Signal Integrity, Power, and Process Optimized.pdf -
Altera’s 28-nm FPGAs Optimized for Broadcast Video Applications.pdf -
An Alternative to Bus-Based Interconnects for Large-Scale Design.pdf -
An Analytical Review of FPGA Logic Efficiency in Stratix, Virtex-II and Virtex-II Pro Devices.pdf -
An Analytical Review of FPGA Logic Efficiency in Stratix, Virtex-II and Virtex-II Pro Devices.pdf -
An FPGA Design Security Solution Using a Secure Memory Device.pdf -
An Independent Analysis of Altera’s FPGA Floating-point DSP Design Flow.pdf -
An Independent Analysis of Floating-point DSP Design Flow and Performance on Altera 28-nm FPGAs.pdf -
An Independent Evaluation of Floating-point DSP Energy Efficiency on Altera 28 nm FPGAs.pdf -
Anti-Tamper Capabilities in FPGA Designs.pdf -
Applying Graphics to FPGA-Based Solutions.pdf -
Applying the Benefits of Network on a Chip Architecture to FPGA System Design.pdf -
Architectural Differences Between Stratix II and Stratix Devices.pdf -
Architecture and Component Selection for Optimized SDR Applications.pdf -
Architecture and Component Selection for Optimized SDR Applications.pdf -
Are FPGAs the answer to the “Compute Gap?”.pdf 2018-12-21
Arria V FPGA White Papers.pdf -
Assessing FPGA DSP Benchmarks at 40 nm.pdf -
Automated Generation of Hardware Accelerators With Direct Memory Access From ANSI/ISO Standard C Functions.pdf -
Automating DSP Simulation and Implementation of Military Sensor Systems.pdf -
Avoiding PCB Design Mistakes in FPGA-Based Systems.pdf -
Backplane Applications with 28 nm FPGAs White Paper.pdf -
Bare-Metal, RTOS, or Linux? Optimize Real-Time Performance with Altera SoCs.pdf -
Basic Principles of Signal Integrity.pdf -
Benefits of Altera’s High-Speed DDR2 SDRAM Memory Interface Solution.pdf -
Board Design Guidelines for LVDS Systems.pdf -
Boost Performance of Video Analytics with the Intel® Vision Accelerator Design with Intel® Arria® 10 FPGA.pdf -
Boosting System Performance with External Memory Solutions.pdf -
Broadcast Video Infrastructure Implementation Using FPGAs.pdf -
Building Flexible, Cost-Efficient Broadband Access Equipment Line Cards.pdf -
Building Flexible, Cost-Efficient Broadband Access Line Cards.pdf -
Building an IP Surveillance Camera System with a Low-Cost FPGA.pdf -
Challenges in Manufacturing Reliable Lead-Free and RoHS-Compliant Components.pdf -
Compiler and FPGA Overlay for Neural Network Inference Acceleration.pdf -
Compromises of Using a 10-Gbps Transceiver at Other Data Rates.pdf -
Configuring the MicroBlaster Fast Passive Parallel Software Driver.pdf -
Controlling Analog Output From a Digital CPLD Using PWM.pdf -
Creating Low-Cost Intelligent Display Modules With an FPGA and Embedded Processor.pdf -
Crest Factor Reduction for OFDM-Based Wireless Systems.pdf -
Customizing Multi-Service Access Network Silicon.pdf -
DO-254 Support for FPGA Design Flows.pdf -
DPA Circuitry and rx_dpa_locked Signal Behavior in Stratix III Devices.pdf -
DPD Profiling and Optimization with Altera SoCs White Paper.pdf -
DSP-FPGA System Partitioning for MIMO-OFDMA Wireless Basestations.pdf -
Decrease Total System Costs with Industry’s Lowest Cost, Lowest Power FPGAs.pdf -
Delivering Intelligent Bandwidth with Intel® Stratix® 10 Transceiver Tiles.pdf -
Delivering the Right Power and Performance for 28 nm High-End FPGAs White Paper.pdf -
Delivering the Right Power and Performance for 28 nm High-End FPGAs White Paper.pdf -
Design Security in Stratix III Devices.pdf -
Designing Filters for High Performance.pdf -
Designing High-Performance DSP Hardware Using Catapult C Synthesis and Altera Accelerated Libraries.pdf -
Designing Home Appliances With FPGAs.pdf -
Designing Polyphase DPD Solutions with 28-nm FPGAs.pdf -
Designing With Confidence for Military SDR Production Applications.pdf -
Designing and Using FPGAs for Double-Precision Floating Point Math.pdf -
Developing Functional Safety Systems with TÜV-Qualified FPGAs.pdf -
Developing MSAN Equipment Using Low-Cost FPGAs.pdf -
Developing Multipoint Touch Screens and Panels With CPLDs.pdf -
Driving Flexibility into Automotive Electronics Design.pdf -
Easily Gain Flexibility and Increased Integration With Advanced Cyclone III PLLs.pdf -
Electronic Warfare Design With PLDs and High-Speed Transceivers.pdf -
Enabling 100-Gbit OTN Muxponder Solutions on 28-nm FPGAs.pdf -
Enabling Design Separation for High-Reliability and Information-Assurance Systems.pdf -
Enabling Ethernet-Over-NG-SONET/SDH Solutions for MSPP Linecards.pdf -
Enabling High-Performance DSP Applications with Arria V or Cyclone V Variable-Precision DSP Blocks.pdf -
Enabling High-Performance DSP Applications with Stratix V Variable-Precision DSP Blocks.pdf -
Enabling High-Performance Floating-Point Designs.pdf -
Enabling Impactful DSP Designs on FPGAs with Hardened Floating-Point Implementation.pdf -
Enabling Improved Image Format Conversion with FPGAs.pdf -
Enabling Low-Power EO/IR System Development with FPGAs and Image- and Sensor-Processing IP.pdf -
Enabling Quality of Service With Customizable Traffic Managers.pdf -
Enhancing High-Speed Telecommunications Networks with FEC.pdf -
Enhancing Robust SEU Mitigation with 28-nm FPGAs.pdf -
Error Correction Code in SoC FPGA-Based Memory Systems.pdf -
Expect a Breakthrough Advantage in Next-Generation FPGAs White Paper.pdf -
Expect a Breakthrough Advantage in Next-Generation FPGAs White Paper.pdf -
Extending Silicon Convergence with Technology Innovations at 20 nm.pdf -
Extending Transceiver Leadership at 28 nm.pdf -
FPGA Acceleration of Multifunction Printer Image Processing using OpenCL.pdf -
FPGA Adaptive Software Debug and Performance Analysis,FPGA-Adaptive Software Debug and Performance Analysis.pdf -
FPGA Architecture White Paper.pdf -
FPGA Configuration via Protocol.pdf -
FPGA Coprocessing Evolution: Sustained Performance Approaches Peak Performance.pdf -
FPGA Design Security Solution Using MAX II Devices.pdf -
FPGA Inline Acceleration for Streaming Analytics.pdf -
FPGA Integration Increases Flexibility, Reduces Cost in Consumer Applications.pdf -
FPGA Performance Benchmarking Methodology.pdf -
FPGA Power Management and Modeling Techniques.pdf -
FPGA Product Support and EOL as Past Performance Indicators.pdf -
FPGA vs. DSP Design Reliability and Maintenance.pdf -
FPGA-Based Control for Electric Vehicle and Hybrid Electric Vehicle Power Electronics.pdf -
FPGAs Enable Energy-Efficient Motor Control in Next-Generation Smart Home Appliances.pdf -
FPGAs Power High-Performance Computing.pdf -
FPGAs at 40 nm and >10 Gbps: Jitter-, Signal Integrity-, Power-, and Process-Optimized Transceivers.pdf -
Finding Acceleration in a Video-Centric World.pdf -
Finding an Efficient Virtual Network Functon Architecture for Next-Generation Telecommunications Infrastructure.pdf -
First Demonstration of Chip-to-Module Electrical Channel Interoperability over OIF CEI-28G-VSR Compliant Links.pdf -
Five Ways to Build Flexibility into Industrial Appllications with FPGAs.pdf -
Five Ways to Build Flexibility into Industrial Appllications with FPGAs.pdf -
Flexibility: FPGAs and CAD in Deep Learning Acceleration.pdf -
Floating-Point Compiler: Increasing Performance With Fewer Resources.pdf -
Fulfilling Technology Needs for 40G–100G Network-Centric Operations and Warfare.pdf -
Gain Flexibility, Lower Costs in Display Control Through Integration With FPGAs.pdf -
Generating Functionally Equivalent FPGAs and ASICs With a Single Set of RTL and Synthesis/Timing Constraints.pdf -
Generating Panoramic Views by Stitching Multiple Fisheye Images.pdf -
Guaranteeing Silicon Performance with FPGA Timing Models.pdf -
Guidance for Accurately Benchmarking FPGAs.pdf -
Hardware in the Loop from the MATLAB/Simulink Environment.pdf -
Hardware/Software Co-Verification Using FPGA Platforms.pdf -
Harnessing Numerical Flexibility for Deep Learning on FPGAs.pdf -
High-Definition Video Deinterlacing Using FPGAs.pdf -
How to Upgrade a DDR SDRAM Controller MegaCore Function v2.1 Design to v2.2 White Paper.pdf -
IPTV’s Key Broadcast Building Blocks.pdf -
Implementation of CORDIC-Based QRD-RLS Algorithm on Altera Stratix FPGA with Embedded Nios Soft Processor Technology.pdf -
Implementation of the Smith-Waterman Algorithm on a Reconfigurable Supercomputing Platform.pdf -
Implementing Digital IF & Digital Predistortion Linearizer Functions with Programmable Logic.pdf -
Implementing Digital Processing for Automotive Radar Using SoCs White Paper.pdf -
Implementing Efficient Low-Power PCIe Interfaces with Low-Cost FPGAs.pdf -
Implementing FIR Filters and FFTs with 28-nm Variable-Precision DSP Architecture.pdf -
Implementing FPGA Design with the OpenCL Standard.pdf -
Implementing LED Drivers In MAX Devices.pdf -
Implementing Next-Generation Passive Optical Network Designs with FPGAs.pdf -
Implementing Next-Generation Passive Optical Network Designs with FPGAs.pdf -
Implementing a Cost-Effective Human-Machine Interface for Home Appliances.pdf -
Implementing a Flexible CPLD-Only Digital Dashboard for Automobiles.pdf -
Implementing a Multirate Uncompressed Video Interface for Broadcast Applications.pdf -
Implementing a Queue Manager in Traffic Management Systems White Paper.pdf -
Implementing the MicroBlaster Configuration on the ColdFire Development Board White Paper.pdf -
Implementing the Top Five Control-Path Applications with Low-Cost, Low-Power CPLDs.pdf -
Improve Cost, Performance, and Productivity for Video Surveillance Using FPGAs.pdf -
Improving Battery Management System Performance and Cost with Altera FPGAs.pdf -
Improving Pin-to-Pin Timing in Stratix & Stratix GX Devices.pdf -
In-Line Acceleration for Streaming Analytics.pdf -
Increase Bandwidth in Medical & Industrial Applications With FPGA Co-Processors.pdf -
Increase Performance in Imaging Applications by Integrating DSP Functions With FPGAs.pdf -
Increase Performance in Video and Image Processing Applications With FPGA Integration.pdf -
Increasing Design Functionality with Partial and Dynamic Reconfiguration in 28-nm FPGAs.pdf -
Increasing Efficiency with Hard Memory Controllers in Low-Cost 28 nm FPGAs White Paper.pdf -
Increasing Productivity With Quartus II Incremental Compilation.pdf -
Innovating With a Full Spectrum of 40-nm FPGAs and ASICs With Transceivers.pdf -
Input Signal Edge Rate Guidance.pdf -
Integrating 100-GbE Switching Solutions on 28-nm FPGAs.pdf -
Intel Arria 10 Performance Benchmarking Methodology and Results.pdf -
Intel® Agilex™ FPGAs Deliver a Game-Changing Combination of Flexibility and Agility for the Data-Centric World.pdf - Intel® Agilex™
Intel® Stratix® 10 MX Devices Solve the Memory Bandwidth Challenge.pdf -
Introducing Innovations at 28 nm to Move Beyond Moore’s Law.pdf -
Introducing the Intel Vision Accelerator Design with Intel Arria 10 FPGA.pdf -
Introduction to Single-Event Upsets.pdf -
JESD204A for Wireless Base Station and Radar Systems.pdf -
Leveraging Cost-Optimized FPGAs to Deliver OTN Mapper Solutions.pdf -
Leveraging the 40-nm Process Node to Deliver the World’s Most Advanced Custom Logic Devices.pdf -
Leveraging the Intel® HyperFlex™ FPGA Architecture in Intel Stratix® 10 Devices to Achieve Maximum Power Reduction.pdf -
Logic Efficiency in Stratix, Virtex-II & Virtex-II Pro Devices.pdf -
Low Latency GRE Processing Accelerator Evaluation.pdf -
Low-Cost FPGA Solution for PCI Express Implementation.pdf -
Low-Cost Implementation of High-Performance PCIe Gen2 Hard IP White Paper.pdf -
Low-Cost Integration of Serial EEPROMs and Flash Memory Devices.pdf -
Lower Costs in Broadcasting Applications With Integration Using FPGAs.pdf -
Lowering the Total Cost of Ownership in Industrial Applications.pdf -
MAX II I/O Characteristics During Hot Socketing.pdf -
MAX II Logic Element to Macrocell Conversion Methodology White Paper.pdf -
MAX Series Configuration Controller Using Flash Memory.pdf -
Medical Imaging Implementation Using FPGAs.pdf -
Meeting the Low Power Imperative at 28nm.pdf -
Meeting the Performance and Power Imperative of the Zettabyte Era with Generation 10 White Paper.pdf -
Microsoft Word - Accelerating_Nios_II_Ethernet_Applications_wp.doc.pdf -
Microsoft Word - HotSocketing_Feature_&_Testing.doc.pdf -
Microsoft Word - signal-integrity_s2-v4.doc.pdf -
Microsoft Word - sonet_backplane.doc.pdf -
Microsoft Word - wp_dsp_comp.doc.pdf -
Microsoft Word - wp_s2v4perf_rev.doc.pdf -
Microsoft Word - wpstxiiple_rev.doc.pdf -
Military Benefits of the Managed Risk Process at 40 nm.pdf -
Military Productivity Factors in Large FPGA Designs.pdf -
Minimizing Ground Bounce & VCC Sag.pdf -
Modeling System Signal Integrity Uncertainty Considerations.pdf -
MorphIO: An I/O Reconfiguration Solution for Altera Devices.pdf -
Motor Control Designs with an Integrated FPGA Design Flow.pdf -
OTN Transport of Baseband Radio Serial Protocols in C-RAN Architecture for Mobile Network Applications.pdf -
One-Resistor RSDS Solution for Cyclone II Devices.pdf -
OpenCL on FPGAs for GPU Programmers.pdf -
Optical Transport Networks for 100G Implementation in FPGAs.pdf -
Optimize Power and Cost with Altera’s Diversified 28-nm Device Portfolio.pdf -
Optimize System Flexibility by Integrating Custom Microprocessors Into FPGAs.pdf -
Optimizing Radar and Advanced Sensor Functions With FPGAs.pdf -
Overcome Copper Limits with Optical Interfaces.pdf -
Overcome Design Challenges with an Innovative IP Scalability, Integration, and Delivery Model.pdf -
Overcome High-Speed I/O Verification Challenges with Stratix V On-Die Instrumentation.pdf -
PDN Design and FPGA Transceiver Performance.pdf -
PLC Architecture in the Industry 4.0 World: Challenges, Trends, and Solutions.pdf -
POS-PHY Level 4 MegaCore Function Errata Sheet.pdf -
POS-PHY Level 4 MegaCore Function Errata Sheet.pdf -
Performing Equivalent Timing Analysis Between Altera Classic Timing Analyzer and Xilinx Trace.pdf -
Performing Equivalent Timing Analysis Between Altera TimeQuest and Xilinx Trace.pdf -
Power-Optimized Solutions for Telecom Applications.pdf -
Programmable Platform Solutions.pdf -
Protecting the FPGA Design From Common Threats.pdf -
Providing Battery-Free, FPGA-Based RAID Cache Solutions.pdf -
Quality of Service in Home Networking.pdf -
Real-Time Challenges and Opportunities in SoCs White Paper.pdf -
Reap Rewards by Minimizing Risk: Altera’s Strategies for Delivering the Benefits of the 65-nm Process Node.pdf -
Reduce Manufacturing Costs by Integrating Flash Device Programming.pdf -
Reduce System Costs by Integrating PCI Interface Functions Into CPLDs.pdf -
Reduce Total System Cost in Portable Applications Using Zero-Power CPLDs.pdf -
Reduce Total System Cost in Portable Applications Using Zero-Power CPLDs.pdf -
Reducing Development Time for Advanced Medical Endoscopy Systems with an FPGA-Based Approach White Paper.pdf -
Reducing Power Consumption and Increasing Bandwidth on 28-nm FPGAs.pdf -
Reducing Steps to Achieve Safety Certification.pdf -
Reducing Total System Cost with Low-Power 28 nm FPGAs.pdf -
Reducing the Cost of Wireless Backhauling Through Circuit Emulation.pdf -
Remote Radio Heads and the Evolution Towards 4G Networks.pdf -
Robust SEU Mitigation With Stratix III FPGAs.pdf -
SEmulation: Turbocharging the FPGA Development Process.pdf -
Satisfying the Demand for Rapid Feature Enhancement in Consumer Display Products.pdf -
Secure Computing Environment for SoCs and FPGAs.pdf -
Secure Device Manager for Intel® Stratix®10 Devices Provides FPGA and SoC Security.pdf -
Selecting Your Memory, External Memory Interface Handbook, Volume 2, Chapter 1.pdf -
Selecting the Correct High Speed Transceiver Solution.pdf -
Selecting the Ideal FPGA Vendor for Military Programs.pdf -
SerialLite Protocol Overview White Paper.pdf -
Shifting from Software to Hardware for Network Security.pdf -
Simplifying Simultaneous Multimode RRH Design.pdf -
Six Ways to Replace a Microprocessor With a CPLD.pdf -
Six Ways to Replace a Microprocessor With a CPLD.pdf -
Soft Multipliers For DSP Applications White Paper.pdf -
Solving the Technical Challenges of Powering High-Density Logic Devices.pdf -
Strategic Considerations for Emerging SoC FPGAs.pdf -
Stratix GX & Switch Fabric Systems White Paper.pdf -
Stratix GX in Storage Applications White Paper.pdf -
Stratix II DDR2 System Validation Summary.pdf -
Stratix II DSP Performance.pdf -
Stratix II vs. Virtex-4 Density Comparison White Pap.pdf -
Stratix II vs. Virtex-4 Power Comparison & Estimation Accuracy White Paper.pdf -
Stratix III FPGA Signal Integrity.pdf -
Stratix III FPGAs vs. Xilinx Virtex-5 Devices: Architecture and Performance Comparison.pdf -
Stratix III Programmable Power.pdf -
Stratix vs. Virtex-II Pro FPGA Performance Analysis.pdf -
Streaming Multichannel Uncompressed Video in the Broadcast Environment.pdf -
Supercharging Design Performance and Productivity with Altera FPGAs and Best-in-Class IP.pdf -
Superior CPRI over OTN Front-haul Solutions.pdf -
Support All Industrial Ethernet Standards on Your Next "Drive" Design White Paper.pdf -
Support All Industrial Ethernet Standards on Your Next "Drive" Design White Paper.pdf -
Supporting Digital Television Trends with Next-Generation FPGAs.pdf -
Supporting Enterprise-Grade Flash with Programmable State Machines.pdf -
Supporting Unknown FREF Video Applications With PLLs.pdf -
Synchronizing Mechatronic Systems in Real-Time Using FPGAs and Industrial Ethernet Communications.pdf -
Synchronous Ethernet Solutions with Altera FPGAs and Silicon Labs Jitter-Attenuating PLLs White Paper.pdf -
System Design with Advance FPGA Timing Models.pdf -
System Trace Macrocell Packs Major Benefits for High-Performance SoC System Debug.pdf -
System-Level Debugging and Monitoring of FPGA Designs.pdf -
Taking Advantage of Advances in FPGA Floating-Point IP Cores.pdf -
The "Energy Aware" Appliance Platform: A New Approach To Home Energy Control.pdf -
The Altera DDR & DDR2 SDRAM Controller Compiler Frequently Asked Questions (FAQ) white paper.pdf -
The Benefits of Altera’s High-Speed DDR SDRAM Memory Interface Solution.pdf -
The Breakthrough Advantage for FPGAs with Tri-Gate Technology White Paper.pdf -
The Emerging Need for Fronthaul Compression.pdf -
The Evolution of High-Speed Transceiver Technology.pdf -
The Expanding Role of FPGAs in DSP Applications White Paper.pdf -
The JBlaster Software Driver: An Embedded Solution to the JTAG Configuration.pdf -
The Need for Dynamic Phase Alignment in High-Speed FPGAs White Paper.pdf -
The Quest for Digital Broadcast Quality: Addressing Quality Hot Spots.pdf -
The efficiency of the Altera DDR & DDR2 SDRAM Controller Compiler white paper.pdf -
TimeQuest Timing Analyzer: Native SDC Support for Timing Analysis of FPGA-Based Designs.pdf -
Tips and Techniques for 28-nm Design Optimization.pdf -
Traffic Management for Testing Triple-Play Services.pdf -
Traffic Management in Stratix GX Devices White Paper.pdf -
Transferring High-Speed Data over Long Distances with Combined FPGA and Multichannel Optical Modules.pdf -
Transient Voltage Protection for Stratix GX Devices.pdf -
Understanding 40-nm FPGA Solutions for SATA/SAS.pdf -
Understanding How the New HyperFlex™ Architecture Enables Next-Generation High-Performance Systems.pdf -
Understanding Metastability in FPGAs.pdf -
Understanding Peak Floating-Point Performance Claims.pdf -
Understanding Single Event Functional Interrupts in FPGA Designs.pdf -
Understanding and Meeting FPGA Power Requirements White Paper.pdf -
User-Customizable ARM-Based SoCs for Next-Generation Embedded Systems.pdf -
Using 10-Gbps Transceivers in 40G/100G Applications.pdf -
Using Cyclone III FPGAs for Clearer LCD HDTV Implementation.pdf -
Using Cyclone III FPGAs for Emerging Wireless Applications.pdf -
Using External Memory Interfaces to Achieve High-Speed Memory Solutions.pdf -
Using FPGA-Based Channel Bonding for HDTV Over DSL.pdf -
Using FPGAs to Render Graphics and Drive LCD Interfaces.pdf -
Using Floating-Point FPGAs for DSP in Radar.pdf -
Using LEDs as Light-Level Sensors and Emitters.pdf -
Using Parity to Detect Errors White Paper.pdf -
Using Pre-Emphasis and Equalization with Stratix GX.pdf -
Using Stratix GX in HDTV Video Production Applications.pdf -
Using Zero-Power CPLDs to Substantially Lower Power Consumption in Portable Applications.pdf -
Using Zero-Power CPLDs to Substantially Lower Power Consumption in Portable Applications.pdf -
Using the Intel Flash Memory-Based EPC4, EPC8 & EPC16 Devices.pdf -
Using the Quartus II Software to Maximize Performance in the HyperFlex Architecture.pdf -
Utilizing Leveling FPGAs in DDR3 SDRAM Memories.pdf -
Versatile Digital QAM Modulator.pdf -
Video Processing on FPGAs for Military Electro-Optical/Infrared Applications.pdf -
Video Streaming with Near-Zero Latency Using Altera Arria V FPGAs and Video and Image Processing Suite Plus the Right Encoder.pdf -
Video and Processing Design Using FPGAs.pdf -
Voltage Regulator Selection for FPGAs.pdf -
Zynq to SoC FPGA Design Migration Tips and Techniques.pdf -
soc_design.book.pdf -