Configuration via Protocol (CvP) Implementation User Guide: Agilex™ 3 FPGAs and SoCs

Download PDF
ID 848621
Date 4/23/2025
Public
Document Table of Contents
Document Table of Contents x
1. Overview 2. CvP Description 3. CvP Topologies 4. Design Considerations 5. Document Revision History for the Configuration via Protocol (CvP) Implementation User Guide: Agilex™ 3 FPGAs and SoCs
1. Overview x
1.1. Benefits of Using CvP 1.2. CvP System 1.3. CvP Modes
1.3. CvP Modes x
1.3.1. CvP Limitations
1.3.1. CvP Limitations x
1.3.1.1. CvP Error Recovery
2. CvP Description x
2.1. Configuration Images 2.2. CvP Modes 2.3. Compression Features 2.4. Pin Description
2.2. CvP Modes x
2.2.1. CvP Initialization Mode 2.2.2. CvP Update Mode
3. CvP Topologies x
3.1. Single Endpoint 3.2. Multiple Endpoints
4. Design Considerations x
4.1. Designing CvP for an Open System 4.2. Designing CvP for a Closed System
4.1. Designing CvP for an Open System x
4.1.1. FPGA Power Supplies Ramp Time Requirement 4.1.2. PCIe Wake-Up Time Requirement
4.1.2. PCIe Wake-Up Time Requirement x
4.1.2.1. For CvP Initialization Mode 4.1.2.2. For CvP Update Mode
1. Overview
2. CvP Description
3. CvP Topologies
4. Design Considerations
5. Document Revision History for the Configuration via Protocol (CvP) Implementation User Guide: Agilex™ 3 FPGAs and SoCs

2.3. Compression Features

Data Compression

The Quartus® Prime Pro Edition software compresses all Agilex™ 3 device bitstreams to reduce the storage requirement and increase bitstream processing speed. The periphery and core images are both compressed.

Level Two Title