Scalable Scatter-Gather DMA Intel® FPGA IP User Guide

ID 823097
Date 4/07/2025
Public
Document Table of Contents

4.2.8. Bursting Manager Interface

AXI-4 Manager interface drive the PCIE memory read/write TLPs to AXI-4 transaction to access user region registers.

Clock Domain: ss_axi_st_clk

Reset: ss_axi_st_aresetn

Table 44.  Bursting Manager Interface
Signal Name Direction Description
Write Address Channel
bam_awid [BAM_IDWD-1:0] OUT

Identification tag for a write transaction. The default value of BAM_IDWD = 8

bam_awvalid OUT Indicates that the write address channel signals are valid
bam_awready IN Indicates that a transfer on the write address channel can be accepted

bam_awaddr[BAM_AWD-1:0]

OUT

The address of the first transfer in a write transaction.

Address = {reserved[63:32], bam_addr[31:0]}

The default value of BAM_AWD = 64

bam_awlen[BAM_LWD -1:0]

OUT

Length, the exact number of data transfers in a write transaction

The default value of BAM_LWD = 8

bam_awburst[1:0] 1

OUT The burst type of data transfers in a write transaction.

bam_awsize[2:0]

OUT The maximum number of bytes to transfer in each data transfer, or beat, in a burst

bam_awprot[2:0]

OUT Protection attributes of a write transaction: privilege, security level, and access type
Write Data Channel
bam_wvalid OUT Indicates that the write data channel signals are valid
bam_wlast OUT Indicates whether this is the last data transfer in a write transaction
bam_wready IN Indicates that a transfer on the write data channel can be accepted

bam_wdata[BAM_DWD-1:0]

OUT

Write Data

the default value of BAM_DWD = 128

bam_wstrb[BAM_DWD/8-1:0]

OUT Write strobes, indicate which byte lanes hold valid data
Write Response Channel
bam_bid [BAM_IDWD-1:0] IN

Identification tag for a write response transaction. The default value of BAM_IDWD = 8

bam_bvalid IN Indicates that the write response channel signals are valid
bam_bready OUT Indicates that a transfer on the write response channel can be accepted
bam_bresp[1:0] IN Write response, indicates the status of a write transaction
Read Address Channel
bam_arid [BAM_IDWD-1:0] OUT

Identification tag for a read transaction. The default value of BAM_IDWD = 8

bam_arvalid OUT Indicates that the read address channel signals are valid
bam_arready IN Indicates that a transfer on the read address channel can be accepted
bam_araddr[BAM_AWD-1:0] OUT

The address of the first transfer in a read transaction.

Address = {reserved[63:32], bam_addr[31:0]}

The default value of BAM_AWD = 64

bam_arlen[BAM_LWD -1:0]

OUT

Length, the exact number of data transfers in a read transaction

The default value of BAM_LWD = 8

bam_arburst[1:0]1

OUT The burst type of data transfers in a read transaction.

bam_arsize[2:0]

OUT The maximum number of bytes to transfer in each data transfer, or beat, in a burst

bam_arprot[2:0]

OUT Protection attributes of a read transaction: privilege, security level, and access type
Read Data Channel
bam_rid [BAM_IDWD-1:0] IN

Identification tag for a read response transaction. The default value of BAM_IDWD = 8

bam_rvalid IN Indicates that the read data channel signals are valid
bam_rlast IN Indicates whether this is the last data transfer in a read transaction
bam_rready OUT Indicates that a transfer on the read data channel can be accepted

bam_rdata[BAM_DWD-1:0]

IN

Read data

The default value of BAM_DWD = 128

bam_rresp[1:0]

IN Read response, indicates the status of a read transfer
1 Only incrementing burst is supported.