FPGA AI Suite: PCIe-based Design Example User Guide

Download PDF
ID 768977
Date 3/28/2025
Public
Document Table of Contents
Document Table of Contents x
1. Publication Deprecation Notice 2. About the PCIe* -based Design Example 3. Getting Started with the FPGA AI Suite PCIe* -based Design Example 4. Building the FPGA AI Suite Runtime 5. Running the Design Example Demonstration Applications 6. Design Example Components 7. Design Example System Architecture for the Agilex™ 7 FPGA A. FPGA AI Suite PCIe-based Design Example User Guide Archives B. FPGA AI Suite PCIe-based Design Example User Guide Document Revision History
1. Publication Deprecation Notice x
1.1. FPGA AI Suite PCIe-based Design Example User Guide
4. Building the FPGA AI Suite Runtime x
4.1. CMake Targets 4.2. Build Options
5. Running the Design Example Demonstration Applications x
5.1. Exporting Trained Graphs from Source Frameworks 5.2. Compiling Exported Graphs Through the FPGA AI Suite 5.3. Compiling the PCIe* -based Example Design 5.4. Programming the FPGA Device ( Agilex™ 7) 5.5. Performing Accelerated Inference with the dla_benchmark Application 5.6. Running the Ported OpenVINO™ Demonstration Applications
5.5. Performing Accelerated Inference with the dla_benchmark Application x
5.5.1. Inference on Image Classification Graphs 5.5.2. Inference on Object Detection Graphs 5.5.3. Additional dla_benchmark Options 5.5.4. The dla_benchmark Performance Metrics
5.5.2. Inference on Object Detection Graphs x
5.5.2.1. The mAP and COCO AP Metrics 5.5.2.2. Specifying Ground Truth 5.5.2.3. Example of Inference on Object Detection Graphs
5.5.4. The dla_benchmark Performance Metrics x
5.5.4.1. Interpreting System Throughput and Latency Metrics
5.6. Running the Ported OpenVINO™ Demonstration Applications x
5.6.1. Example Running the Object Detection Demonstration Application
6. Design Example Components x
6.1. Build Script 6.2. Example Architecture Bitstream Files 6.3. Software Components 6.4. Software Interface to the BSP
6.1. Build Script x
6.1.1. Build Script Options 6.1.2. Script Flow
6.3. Software Components x
6.3.1. OpenVINO™ FPGA Runtime Plugin 6.3.2. FPGA AI Suite Runtime 6.3.3. BSP Driver
7. Design Example System Architecture for the Agilex™ 7 FPGA x
7.1. System Overview 7.2. Hardware
7.2. Hardware x
7.2.1. PLL Adjustment
1. Publication Deprecation Notice
2. About the PCIe* -based Design Example
3. Getting Started with the FPGA AI Suite PCIe* -based Design Example
4. Building the FPGA AI Suite Runtime
5. Running the Design Example Demonstration Applications
6. Design Example Components
7. Design Example System Architecture for the Agilex™ 7 FPGA
A. FPGA AI Suite PCIe-based Design Example User Guide Archives
B. FPGA AI Suite PCIe-based Design Example User Guide Document Revision History

6.1.2. Script Flow

The following steps describe the internal flow of the dla_build_example_design.py script for the Terasic* DE10-Agilex Development Board:
  1. Runs the dla_create_ip script to create an FPGA AI Suite IP for the requested FPGA AI Suite architecture
  2. Creates a wrapper around the FPGA AI Suite IP instances and adapter logic
  3. Copies in the Terasic BSP, and patches the directory with FPGA AI Suite files. This creates a build directory that has the BSP infrastructure needed to compile the design with Quartus® Prime software.
  4. Runs the quartus_sh command on the FPGA AI Suite dla_flat_compile.tcl script to compile the design example with Quartus® Prime software to produce an FPGA bitstream.

The bitstream is in the <build_dir> directory that you set when running the script (or the default location, if you did not set it). The bitstream file name is flat.sof.

The Quartus® Prime compilation reports are available in the <build_dir>/hw directory. A build.log file that has all the output log for running the build script is available in the <build_dir> directory. In addition, the achieved FPGA AI Suite clock frequency is the Clock Frequency value in the summary table in the following file:

<build_dir>/quartus_summary.txt

Level Two Title