Visible to Intel only — GUID: kpq1661605217254
Ixiasoft
1. FPGA AI Suite PCIe-based Design Example User Guide
2. About the PCIe* -based Design Example
3. Getting Started with the FPGA AI Suite PCIe* -based Design Example
4. Building the FPGA AI Suite Runtime
5. Running the Design Example Demonstration Applications
6. Design Example Components
7. Design Example System Architecture for the Intel PAC with Arria® 10 GX FPGA
A. FPGA AI Suite PCIe-based Design Example User Guide Archives
B. FPGA AI Suite PCIe-based Design Example User Guide Document Revision History
5.1. Exporting Trained Graphs from Source Frameworks
5.2. Compiling Exported Graphs Through the FPGA AI Suite
5.3. Compiling the PCIe* -based Example Design
5.4. Programming the FPGA Device ( Arria® 10)
5.5. Programming the FPGA Device ( Agilex™ 7)
5.6. Performing Accelerated Inference with the dla_benchmark Application
5.7. Running the Ported OpenVINO™ Demonstration Applications
Visible to Intel only — GUID: kpq1661605217254
Ixiasoft
5. Running the Design Example Demonstration Applications
This section describes the steps to run the demonstration application and perform accelerated inference using the PCIe* Example Design.
Section Content
Exporting Trained Graphs from Source Frameworks
Compiling Exported Graphs Through the FPGA AI Suite
Compiling the PCIe -based Example Design
Programming the FPGA Device ( Arria 10)
Programming the FPGA Device ( Agilex 7)
Performing Accelerated Inference with the dla_benchmark Application
Running the Ported OpenVINO Demonstration Applications