CPRI Intel® FPGA IP User Guide

ID 683595
Date 5/19/2023
Public
Document Table of Contents

3.5.2. AUX Interface Synchronization

Figure 33. Relationship Between Synchronization Pulses and Numbers on the AUX InterfaceThe output synchronization signals are useful for custom user logic, including frame synchronization across hops in multi-hop configurations.

The output synchronization signals are derived from the CPRI frame synchronization state machine.